

# Half-Bridge N-Channel MOSFET Driver for DC/DC Conversion

#### **FEATURES**

- 5-V Gate Drive
- Undervoltage Lockout
- Internal Bootstrap Diode
- PWM pin tristate enable feature
- Switching Frequency up to 1 MHz
- Drive MOSFETs In 4.5- to 50-V Systems



Pb-free Available

#### **APPLICATIONS**

- Multi-Phase DC/DC Conversion
- High Current Synchronous Buck Converters
- High Frequency Synchronous Buck Converters
- Asynchronous-to-Synchronous Adaptations
- Mobile Computer DC/DC Converters
- Desktop Computer DC/DC Converters


#### **DESCRIPTION**

The SiP41104 is a high-speed half-bridge MOSFET driver for use in high frequency, high current, multiphase dc-to-dc synchronous rectifier buck power supplies. It is designed to operate at switching frequencies up to 1 MHz. The high-side driver is bootstrapped to allow driving n-channel MOSFETs.

The SiP41104 comes with adaptive shoot-through protection to prevent simultaneous conduction of the external MOSFETs.

The SiP41104 is available in both standard and lead (Pb)-free 8-Pin SOIC packages and is specified to operate over the industrial temperature range of  $-40~^{\circ}$ C to 85  $^{\circ}$ C.

#### **FUNCTIONAL BLOCK DIAGRAM**



# Vishay Siliconix

#### **New Product**



#### ABSOLUTE MAXIMUM RATINGS (ALL VOLTAGES REFERENCED TO GND = 0 V)

V <sub>DD</sub> , PWM	Power Dissipation <sup>a</sup> SO-8
LX, BOOT55 V	Thermal Impedance (Θ <sub>IA</sub> ) <sup>a</sup>
BOOT to LX	SO-8
Storage Temperature40 to 150°C	Notes  a. Device mounted with all leads soldered or welded to PC board.
Operating Junction Temperature 125°C	a Derate 7.7 mW/°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### RECOMMENDED OPERATING RANGE (ALL VOLTAGES REFERENCED TO GND = 0 V)

V <sub>DD</sub>	√ to 5.5 V	C <sub>BOOT</sub>	100 nF to 1 $\mu\text{F}$
V <sub>BOOT</sub> 4.5	V to 50 V	Operating Temperature Range	40 to 85°C

SPECIFICAT	TIONS <sup>a</sup>						
Parameter			Test Conditions Unless Specified $V_{DD} = 5 \text{ V, } V_{BOOT} - V_{LX} = 5 \text{ V, } C_{LOAD} = 3 \text{ nF}$ $T_A = -40 \text{ to } 85^{\circ}\text{C}$	Limits			
		Symbol		Min <sup>a</sup>	Typb	Max <sup>a</sup>	Unit
Power Supplies	S						
Supply Voltage		$V_{DD}$		4.5		5.5	V
Supply Quiescent		I <sub>DDQ</sub>	$f_{PWM} = 1 \text{ MHz}, C_{LOAD} = 0$		2.5	3.5	mA
Tristate Current		I <sub>DDT</sub>	PWM = Open		500	1000	μΑ
Reference Volta	age						
Break-Before-Make		$V_{BBM}$			1		V
PWM Input				L	· L	1	
Input High		V <sub>IH</sub>		4.0		V <sub>DD</sub>	.,
Input Low		V <sub>IL</sub>				0.5	V
Bias Current		I <sub>B</sub>	T <sub>A</sub> = 25°C		±700	± 1400	μΑ
Tristate Threshold	High	V <sub>TSH</sub>		3.2			V
mstate mreshold	Low	V <sub>TSL</sub>				1.9	<b>V</b>
Tristate Shutdown Ti	meout <sup>c</sup>	t <sub>TST</sub>	Rising or Falling		425		ns
High-Side Unde	ervoltage	Lockout					
Threshold		V <sub>UVHS</sub>	Rising or Falling	2.5	3.35	3.75	V
Bootstrap Diod	le			•			
Forward Voltage		V <sub>F</sub>	I <sub>F</sub> = 10 mA, T <sub>A</sub> = 25°C	0.70	0.76	0.82	V
MOSFET Drive	rs			•			
11: 1 0: 1 0: 0		I <sub>PKH(source)</sub>	V V 45V		0.9		
High-Side Drive Curr	entc	I <sub>PKH(sink)</sub>	$V_{BOOT} - V_{SH} = 4.5 V$		1.1		
Laur Sida Deiva Com	<del></del>	I <sub>PKL(source)</sub>	V <sub>DD</sub> = 4.5 V		0.8		Α
Low-Side Drive Curr	enic	I <sub>PKL(sink)</sub>	v <sub>DD</sub> = 4.5 v		1.5		
High Side Driver Imp	odanoo	R <sub>DH(source)</sub>	V <sub>DD</sub> = 4.5 V, S <sub>H</sub> = GND		3.8		
High-Side Driver Imp	eudrice	R <sub>DH(sink)</sub>	v <sub>DD</sub> = 4.5 v, 5 <sub>H</sub> = unu		2.2	3.3	Ω
Low-Side Driver Imp	edance	R <sub>DL(source)</sub>	V <sub>DD</sub> = 4.5 V		5.1	1 52	
Low-Side Driver Impedance		R <sub>DL(sink)</sub>	v <sub>DD</sub> = 4.5 v		1.4	2.1	




#### **New Product**

# Vishay Siliconix

SPECIFICATIONS <sup>a</sup>						
		Test Conditions Unless Specified	Limits			
Parameter	Symbol	$V_{DD} = 5 \text{ V}, V_{BOOT} - V_{LX} = 5 \text{ V}, C_{LOAD} = 3 \text{ nF}$ $T_A = -40 \text{ to } 85^{\circ}\text{C}$	Min <sup>a</sup>	Typb	Max <sup>a</sup>	Unit
MOSFET Drivers						
High-Side Rise Time	t <sub>rH</sub>	10% – 90%		32	40	
High-Side Fall Time	t <sub>fH</sub>	90% – 10%		36	45	
High Oids Danssation Dals 6	t <sub>d(off)</sub> H	See Timing Waveforms		20		
High-Side Propagation Delay <sup>c</sup>	t <sub>d(on)H</sub>	See Timing Waveforms		30		ns
Low-Side Rise Time	t <sub>rL</sub>	10% – 90%		45	55	ris
Low-Side Fall Time	t <sub>fL</sub>	90% – 10%		20	30	
Law Side Propagation Daloys	t <sub>d(off)L</sub>	See Timing Waveforms		30		
Low-Side Propagation Delay <sup>c</sup>	t <sub>d(on)L</sub>	See Timing Waveforms		30		
LX Timer					-	
LX Falling Timeout <sup>c</sup>	t <sub>LX</sub>			420		ns
V <sub>DD</sub> Undervoltage Locko	ut					
Threshold Rising	V <sub>UVLOR</sub>			4.3	4.5	
Threshold Falling	V <sub>UVLOF</sub>		3.7	4.1		V
Hysteresis				0.4		
Power on Reset Time				2.5		ms
Thermal Shutdown			•	•	•	
Temperature	T <sub>SD</sub>	Temperature Rising		165		°C
Hysteresis	T <sub>H</sub>	Temperature Falling		25		7 0

- Notes
  a. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum (-40° to 85°C).
  b. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing and are measured at V<sub>CC</sub> = 5 V unless otherwise noted.
  c. Guaranteed by design.

#### **TIMING WAVEFORMS**




# Vishay Siliconix

### **New Product**



#### PIN CONFIGURATION AND TRUTH TABLE



TRUTH TABLE		
PWM	OUT <sub>H</sub>	OUTL
L	L	Н
Н	Н	L
TriState	L	L

ORDERING INFORMATION		
Part Number	er Temperature Range Marking	
SiP41104DY-T1	-40 to 85°C 41104	
SiP41104DY-T1—E3	-40 to 85°C	41104

Eval Kit	Temperature Range
SiP41104DB	−40 to 85°C

PIN DESCRIPTION		
Pin Number	Name	Function
1	OUT <sub>H</sub>	High-side MOSFET gate drive
2	BOOT	Bootstrap supply for high-side driver. A capacitor connects between BOOT and LX.
3	PWM	Input signal for the MOSFET drivers
4	GND	Ground
5	OUT <sub>L</sub>	Synchronous or low-side MOSFET gate drive
6	$V_{DD}$	+5-V supply
7	NC	No Connect
8	LX	Connection to source of high-side MOSFET, drain of the low-side MOSFET, and the inductor



#### **New Product**

#### **FUNCTIONAL BLOCK DIAGRAM**




Figure 1.

#### **DETAILED OPERATION**

#### **PWM**

The PWM pin controls the switching of the external MOSFETs. The driver logic operates in a noninverting configuration. The PWM input stage should be driven by a signal with fast transition times, like those provided by a PWM controller or logic gate, (<200 ns). The PWM input functions as a logic input and is not intended for applications where a slow changing input voltage is used to generate a switching output when the input switching threshold voltage is reached.

#### Low-Side Driver

The supplies for the low-side driver are  $V_{DD}$  and GND. During shutdown,  $OUT_{\rm I}$  is held low.

#### **High-Side Driver**

The high-side driver is isolated from the substrate to create a floating high-side driver so that an n-channel MOSFET can be used for the high-side switch. The supplies for the high-side driver are BOOT and LX. The voltage is supplied by a floating bootstrap capacitor, which is continually recharged by the switching action of the output. During shutdown  $OUT_H$  is held low.

#### **Bootstrap Circuit**

The internal bootstrap diode and a bootstrap capacitor form a charge pump that supplies voltage to the BOOT pin. An

integrated bootstrap diode replaces the external Schottky diode needed for the bootstrap circuit; only a capacitor is necessary to complete the bootstrap circuit. The bootstrap capacitor is sized according to,

$$C_{BOOT} = (Q_{GATE}/\Delta V_{BOOT - LX}) \times 10$$

where  $Q_{GATE}$  is the gate charge needed to turn on the high-side MOSFET and  $\Delta V_{BOOT-LX}$  is the amount of droop allowed in the bootstrapped supply voltage when the high-side MOSFET is driven high. The bootstrap capacitor value is typically 0.1  $\mu F$  to 1  $\mu F$ . The bootstrap capacitor voltage rating must be greater than  $V_{DD}$  + 5 V to withstand transient spikes and ringing.

#### **Shoot-Through Protection**

The external MOSFETs are prevented from conducting at the same time during transitions. Break-before-make circuits monitor the voltages on the LX pin and the  $\text{OUT}_L$  pin and control the switching as follows: When the signal on PWM goes low,  $\text{OUT}_H$  will go low after an internal propagation delay. After the voltage on LX falls below 1 V by the inductor action, the low-side driver is enabled and  $\text{OUT}_L$  goes high after some delay. When the signal on PWM goes high,  $\text{OUT}_L$  will go low after an internal propagation delay. After the voltage on  $\text{OUT}_L$  drops below 1 V the high-side driver is enabled and  $\text{OUT}_H$  will go high after an internal propagation delay. If LX does not drop below 1 V within 400 ns after  $\text{OUT}_H$  goes low,  $\text{OUT}_L$  is forced high until the next PWM transition.

## **Vishay Siliconix**

#### **New Product**



#### **Shutdown**

The driver enters shutdown mode when the signal driving PWM enters HiZ or "tristate" mode for more than 400 ns.

#### **V<sub>DD</sub>** Bypass Capacitor

MOSFET drivers draw large peak currents from the supplies when they switch. A local bypass capacitor is required to supply this current and reduce power supply noise. Connect a 1- $\mu$ F ceramic capacitor as close as practical between the  $V_{DD}$  and GND pins.


#### **Undervoltage Lockout**

Undervoltage lockout prevents control of the circuit until the supply voltages reach valid operating levels. The UVLO circuit forces  $\mathsf{OUT}_\mathsf{L}$  and  $\mathsf{OUT}_\mathsf{H}$  to low when  $\mathsf{V}_\mathsf{DD}$  is below its specified voltage. A separate UVLO forces OUTH low when the voltage between BOOT and LX is below the specified voltage.

#### **Thermal Protection**

If the die temperature rises above 165°C, the thermal protection disables the drivers. The drivers are re-enabled after the die temperature has decreased below 140°C.

#### TYPICAL CHARACTERISTICS



#### **New Product**

#### **TYPICAL WAVEFORMS**

Figure 2. PWM Signal vs. LX (Rising)

PWM IN 2 V/div

V<sub>LX</sub> 2 V/div

Figure 3. PWM Signal vs. LX (Falling)

PWM IN 2 V/div

50 ns/div

Figure 4. PWM Signal vs. HS Gate and LS Gate (Rising)

50 ns/div





Figure 5. PWM Signal vs. HS Gate and LS Gate (Falling)



Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="http://www.vishay.com/ppg?72706">http://www.vishay.com/ppg?72706</a>.